FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems
نویسندگان
چکیده
The development of a model for subsystem reuse and the evaluation of currently available rapid prototyping platforms has prompted the development of a GEneric Reusable Module (GERM). The GERM is a low-cost, stand-alone, reprogrammable development tool designed for prototyping reusable subsystems. The GERM, and associated templates, aid the designer in rapidly prototyping and reusing subsystem designs. The GERM addresses also the introduction of students to FPGA technology in an environment which they can continue to use for more complex designs. Extensions of the GERM include combining multiple GERMs together to prototype larger subsystems and systems. The reuse of subsystems has proven to be an eeective method of rapidly prototyping systems in an academic environment.
منابع مشابه
Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose
FPGA platforms have been widely used in many modern digital applications due to their low prototyping cost, short time-to-market and flexibility. Field-programmability of FPGA bitstream has made it as a flexible and easy-to-use platform. However, access to bitstream degraded the security of FPGA IPs because there is no efficient method to authenticate the originality of bitstream by the FPGA pr...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملCase-Based Synthesis of Telecommunication Architectures
As the design of systems has become more complex, promoting rapid prototyping has emerged to be an effective solution to meet the increasing time-to-market demands. Reducing the design time and cost of an electronic system are two main objectives of rapid prototyping. This paper describes a novel design flow for rapid prototyping of telecommunication systems, particularly in the application are...
متن کاملRACER - A Rapid Prototyping Accelerator for Pulsed Neural Networks
In this extended abstract we sketch the employment of programmable logicfor the acceleration of the simulation of pulsed neural networks. We compare our approach to solutions which are based on DSPs and digital neuroprocessors. Our solution is a rapid prototyping accelerator board which is based on a data flow concept. The accelerator provides three module sockets with a rather simple 32Bit int...
متن کاملGeneric parity generators design using LTEx methodology: A quantum-dot cellular automata based approach
Quantum-dot Cellular Automata (QCA) is a prominent paradigm that is considered to continue its dominance in thecomputation at deep sub-micron regime in nanotechnology. The QCA realizations of five-input Majority Voter based multilevel parity generator circuits have been introduced in recent years. However, no attention has been paid towards the QCA instantiation of the generic (n-bit) even and ...
متن کامل